LPC1517JBD48E MKE06Z64VLH4 托盘

第一枪帮您来“拼单”，更多低价等你来！

LPC1517JBD48E MKE06Z64VLH4 托盘

名称深圳市斯瑞特科技有限公司【公司网站】
所在地中国广东深圳
联系人 朱小姐
价格 ￥6.2元/件 点此议价
采购量不限制
发布日期 2020-09-23 13:50 至长期有效

热线：13560767759

来电请说明在第一枪看到，谢谢！

LPC1517JBD48E MKE06Z64VLH4 托盘产品详情

查看全部集成电路/IC产品>>

MKE06Z64VLH4 托盘:MKE06Z64VLH4 托盘
品牌:NXP
封装形式:DIP
类型:数字集成电路
用途:军工
功能:单片机
导电类型:双极型
封装外形:金属壳圆形型
集成度:小规模(<50)
型号:MKE06Z64VLH4 托盘
批号:2017+

Any occurrence of a pattern match can be programmed to also generate an RXEV

notificatio*the ARM CPU. The RXEV signal can be connected to a pin.

– The pattern match engine does not facilitate wake-up.

8.12 USART0/1/2

Remark: USART0 and USART1 are *ailable on all LPC800 parts. USART2 is *ailable

on parts LPC812M101JDH16 and LPC812M101JDH20 only.

All USART functi* are movable functi* and are assigned to pins through the switch

matrix.

8.12.1 Features

• <*n class="ft6">Maximum bit rates of 1.875 Mbit/s in asynchronou*ode and 10 Mbit/s in

synchronou*ode for USART function*onnected to all digital pins except PIO0_10

and PIO0_11.

• <*n class="ft6">7, 8, or 9 data bits and 1 or 2 stop bits

• <*n class="ft6">Synchronou*ode with master or sl*e operation. Includes data phase selection and

continuou*lock option.

• <*n class="ft6">Multiprocessor/multidrop (9-bit) mode with software addres*ompare. (RS-485

*sible with software address detection and transceiver direction co*ol.)

• <*n class="ft6">Parity generation and checking: odd, even, or none.

• <*n class="ft6">One tran*it and one receive data buffer.

• <*n class="ft6">RTS/CTS for ha*are signaling for automatic flow co*ol. Software flow co*ol can

be performed using Delta CTS detect, Tran*it Disable co*ol, and any GPIO as an

RTS output.

• <*n class="ft6">Received data and statu*an optionally be read from a single register

• <*n class="ft6">Break generation and detection.

• <*n class="ft6">Receive data is 2 of 3 sample "voting". Status flag set when one sample differs.

• <*n class="ft6">Built-in Baud Rate Generator.

• <*n class="ft6">A fractional rate divider is shared among all UARTs.

• <*n class="ft6">Interrupts *ailable for Receiver Ready, Tran*itter Ready, Receiver Idle, change in

receiver break detect, Framing error, Parity error, Overrun, Underrun, Delta CTS

detect, and receiver sample noise detected.

• <*n class="ft6">Separate data and flow co*ol loopback modes for testing.

• <*n class="ft6">Baud rate clock can also be output in asynchronou*ode.

• <*n class="ft6">Supported by on-chip ROM API.

8.13 SPI0/1

Remark: SPI0 is *ailable on all LPC800 parts. SPI1 is *ailable on parts

LPC812M101JDH16 and LPC812M101JDH20 only.

All SPI functi* are movable functi* and are assigned to pins through the switch

matrix.

以上内容为LPC1517JBD48E MKE06Z64VLH4 托盘，本产品由深圳市斯瑞特科技有限公司直销供应。

声明：第一枪平台为第三方互联网信息服务提供者，第一枪（含网站、小程序等）所展示的产品/服务的标题、价格、详情等信息内容系由会员企业发布，其真实性、准确性和合法性均由会员企业负责，第一枪概不负责，亦不负任何法律责任。第一枪提醒您选择产品/服务前注意谨慎核实，如您对产品/服务的标题、价格、详情等任何信息有任何疑问的，请与该企业沟通确认；如您发现有任何违法/侵权信息，请立即向第一枪举报并提供有效线索。我要举报